 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| C8051F317 25 MIPS, 16 kB Flash, 24-Pin Mixed-Signal MCU Analog Peripherals Two Comparators High-Speed 8051 C Core Pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks Up to 25 MIPS throughput with 25 MHz system clock Expanded interrupt handler - Programmable hysteresis and response time Configurable to generate interrupts or reset Low current (<0.5 A) POR/Brown-Out Detector Memory 1280 bytes data RAM (1024 + 256) 16 kB Flash; in-system programmable in 512-byte sectors (512 bytes are reserved) On-Chip Debug On-chip debug circuitry facilitates full speed, non-intrusive in-system debug (no emulator required) Provides breakpoints, single stepping, watchpoints Inspect/modify memory, registers, and stack Digital Peripherals 21 port I/O; all are 5 V tolerant 1 Enhanced Hardware SMBusTM (I2CTM compatible) and UART serial port Programmable 16-bit counter/timer array with three capture/compare modules, WDT 5 general-purpose 16-bit counter/timers Dedicated watchdog timer; bidirectional reset Real-time clock mode for maximum power saving Superior performance to emulation systems using ICE-chips, target pods, and sockets Supply Voltage: 2.7 to 3.6 V Typical operating current: 5 mA at 25 MHz Typical: 11 A at 32 kHz Target stop mode current: <0.1 A Temperature Range: -40 to +85 C Clock Sources Internal oscillator: 24.5 MHz, 2% accuracy supports UART operation External oscillator: Crystal, RC, C, or Clock (1 or 2 pin modes) Can switch between clock sources on-the-fly Package 24-pin QFN (lead-free package) VDD Analog/Digital Power Port 0 Latch Port 1 Latch P 0 D r v C R O S S B A R P 1 D r v P 2 D r v P 3 D r v CP0 GND UART C2D P0.0/VREF P0.1 P0.2/XTAL1 P0.3/XTAL2 P0.4/TX P0.5/RX P0.6/CNVST P0.7 Debug HW Reset /RST/C2CK POR BrownOut 8 0 5 1 16 kB FLASH 256 byte SRAM 1 kB SRAM Timer 0,1,2,3 / RTC PCA/ WDT SMBus SPI Port 2 Latch P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 XTAL1 XTAL2 External Oscillator Circuit 2% Internal Oscillator System Clock C o SFR Bus r e P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P3.0/C2D Port 3 Latch + + - CP1 Small Form Factor Copyright (c) 2005 by Silicon Laboratories 9.14.2005 C8051F317 25 MIPS, 16 kB Flash, 24-Pin Mixed-Signal MCU Selected Electrical Specifications (TA = -40 to +85 C, VDD = 2.7 V unless otherwise specified) Parameter Supply Voltage Supply Current Clock = 25 MHz Clock = 1 MHz Clock = 32 kHz; VDD Monitor Disabled Oscillator off; VDD Monitor Enabled Oscillator off; VDD Monitor Disabled Internal Oscillator Frequency 24.0 24.5 25 MHz Conditions Global Characteristics 2.7 -- -- -- -- DC -- 6.4 0.36 9 10 <0.1 -- 3.6 -- -- -- -- 25 V mA mA A A A MHz Min Typ Max Units Supply Current (shutdown) Clock Frequency Range Package Information A A1 b D D2 e E E2 L L1 aaa bbb ccc ddd MM Min Typ Max 0.70 0.75 0.80 0.00 0.02 0.05 0.18 0.25 0.30 4.00 BSC 2.50 2.60 2.70 0.50 BSC 4.00 BSC 2.50 2.60 2.70 0.35 0.40 0.45 -- -- 0.15 -- -- 0.10 -- -- 0.10 -- -- 0.05 -- -- 0.10 C8051F310DK Development Kit Small Form Factor Copyright (c) 2005 by Silicon Laboratories 9.14.2005 Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders |
Price & Availability of C8051F317
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |